Skip to content

Pull requests: riscv/sail-riscv

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Rename the AccessType for memory to be more explicit. will be merged Scheduled to be merged soon if nobody objects
#1368 opened Oct 31, 2025 by pmundkur Loading…
split config_print_platform
#1366 opened Oct 30, 2025 by KotorinMinami Loading…
Allow configuring read-only-zero PMP entries.
#1363 opened Oct 28, 2025 by pmundkur Loading…
add base case to currentlyEnabled
#1342 opened Oct 14, 2025 by jn80842 Loading…
Improve rsqrt7 code pending sail compiler PRs/issues that can only be resolved with a newer release of the Sail compiler
#1332 opened Oct 13, 2025 by Timmmm Draft
Use private keyword in virtual memory code
#1310 opened Oct 1, 2025 by Alasdair Loading…
Ensure that an ISA string or a device tree is only printed for a valid configuration. will be merged Scheduled to be merged soon if nobody objects
#1296 opened Sep 29, 2025 by Arielfoever Loading…
Add H_ext trap_handler support
#1290 opened Sep 21, 2025 by KotorinMinami Loading…
CLI11: update to the current git
#1289 opened Sep 19, 2025 by radimkrcmar Loading…
Add basic NMI support
#1285 opened Sep 18, 2025 by Timmmm Loading…
WIP: Add Semihosting Support
#1276 opened Sep 14, 2025 by trdthg Draft
Use C++ Sail output pending sail compiler PRs/issues that can only be resolved with a newer release of the Sail compiler
#1274 opened Sep 12, 2025 by Timmmm Draft
Simplify read/write kinds tgmm-agenda Tagged for the next Golden Model meeting agenda.
#1262 opened Sep 7, 2025 by Timmmm Loading…
Add Ziccif and Ziccid extensions extension Adds support for a RISC-V extension
#1245 opened Aug 31, 2025 by ved-rivos Loading…
make sure vstart is zero when instruction early return tgmm-agenda Tagged for the next Golden Model meeting agenda.
#1243 opened Aug 31, 2025 by KotorinMinami Loading…
Greatly simplify the code for reading & writing vector registers/masks run-full-tests Run the full test suite (including long vector tests) on a PR
#1213 opened Aug 18, 2025 by Timmmm Loading…
riscv_sim.cpp: add SIGINT processor.
#1172 opened Jul 26, 2025 by Arielfoever Loading…
Rename xlen to mxlen in the config.
#1149 opened Jul 17, 2025 by pmundkur Loading…
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.