- Tel Aviv, Israel
- https://www.linkedin.com/in/asaf-kamber-538a8b210/
Pinned Loading
-
divide-by-3-clock-divider
divide-by-3-clock-divider PublicSystemVerilog divide-by-3 clock divider with 50% duty cycle using dual counter architecture
SystemVerilog
-
8bit-full-adder
8bit-full-adder PublicImplementation of 8-bit Full Adder using 1-bit Full Adders in Verilog
Verilog
-
oop-aquarium
oop-aquarium PublicInteractive object-oriented aquarium simulator featuring fish and crabs with customizable behavior.
Python
-
convolutional-codes
convolutional-codes PublicSimulates convolutional codes and Viterbi decoding with visualization support
Python 1
-
Assembly-ADC-DAC
Assembly-ADC-DAC PublicMSP430 Assembly implementation of ADC sampling, voltage analysis, and PWM generation for Introduction to Computers Lab 6
Assembly
-
If the problem persists, check the GitHub status page or contact support.