GitHub - freecores/aes_core: AES (Rijndael) IP Core

Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
.github/workflows		.github/workflows
bench/verilog		bench/verilog
data		data
doc		doc
rtl/verilog		rtl/verilog
sim/rtl_sim		sim/rtl_sim
syn/bin		syn/bin
aes_core.core		aes_core.core
vim_session.vim		vim_session.vim

Provide feedback