align frame buffer with cache lines #790
Draft
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Description
The ESP32, ESP32-C3 and ESP32-C6 always use 32 byte cache lines. The ESP32-S3 can switch between 16, 32 and 64 byte cache lines. The ESP32-S2 can swtich between 16 and 32 byte cache lines.
For all platforms the default is 32 byte.
This change makes sure the frame buffer is always aligned with the current cache line configuration.
In most configurations this change will switch the alignment from 16 byte to 32 byte.
Checklist
Before submitting a Pull Request, please ensure the following: