Just in time compilation for riscv32 architecture #1913
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
pguyot
force-pushed
the
w42/jit-riscv32
branch
4 times, most recently
from
f52b03a to
388ea71
Compare
Signed-off-by: Paul Guyot <[email protected]>
pguyot
force-pushed
the
w42/jit-riscv32
branch
from
388ea71 to
64b9eed
Compare
Use a cache to remember tail calls that were already implemented and replace further implementations of the same tail call with a jump to the previous implementation. Coverage shows that all cases are covered in libs/estdlib/src and libs/jit/src: OP_RETURN: 50 misses, 1735 hits (97%) OP_JUMP/OP_CALL_LAST/OP_CALL_ONLY: 656 misses, 389 hits (37%) OP_CALL_LAST: 220 misses, 206 hits (48%) OP_FUNC_INFO: 58 misses, 1619 hits (97%) Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
This is required as flash chips are programmed by setting bits from 1 to 0, and erased by setting all bits to 0, so placeholders set to FF can be replaced without erasing a whole block. Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
- Add riscv32 to AVM_PRECOMPILED_TARGETS - Enable ENABLE_TRACE for debugging - Add riscv32 directory handling in test.c Signed-off-by: Paul Guyot <[email protected]>
…led targets Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
Signed-off-by: Paul Guyot <[email protected]>
pguyot
force-pushed
the
w42/jit-riscv32
branch
from
64b9eed to
aa7b67f
Compare
|
This pull request sets up GitHub code scanning for this repository. Once the scans have completed and the checks have passed, the analysis results for this pull request branch will appear on this overview. Once you merge this pull request, the 'Security' tab will show more code scanning analysis results (for example, for the default branch). Depending on your configuration and choice of analysis tool, future pull requests will be annotated with code scanning analysis results. For more information about GitHub code scanning, check out the documentation. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Continuation of:
Initial implementation of riscv32 assembler and backend. Tested on unix with qemu-user and on esp32c3.
These changes are made under both the "Apache 2.0" and the "GNU Lesser General
Public License 2.1 or later" license terms (dual license).
SPDX-License-Identifier: Apache-2.0 OR LGPL-2.1-or-later