Skip to content
View Aaronyap2002's full-sized avatar
  • Nanyang Technological University, NTU
  • Singapore
  • 03:47 (UTC +08:00)
  • LinkedIn in/yapchenkit

Block or report Aaronyap2002

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
Aaronyap2002/README.md

Harlo!

snake gif


๐Ÿ‘จโ€๐Ÿ’ป About Me :

  • ๐Ÿ”ญ I'm currently an undergraduate Electrical and Electronic Engineering (EEE) student researcher at Nanyang Technology University, Singapore
  • ๐Ÿ’พ I'm specializing in Integrated Circuit (IC) Design.
  • Interested in the field of Very Large Scale Integration (VLSI), Digital Design & Computer Architecture of RISC-V and ARM.
  • ๐ŸŒฑ Learning to build my own RISC-V CPU core, while designing an AI Accelerator using Systolic Array as my research topic.

๐Ÿ›  Languages and Tools :

Verilogย  SystemVerilogย  RISC-V Assemblyย  ARM Assemblyย  Vivadoย  Jupyterย  Pythonย  HTMLย 

๐Ÿ”ฅ My Stats :

GitHub Streak Top Langs

๐Ÿ”ฅ My Music :

Alt text

Pinned Loading

  1. Systolic_Array Systolic_Array Public

    Tcl

  2. 5-Stage_RISC-V_CPU 5-Stage_RISC-V_CPU Public

    Verilog