Master Student in the Department of Computer Science and Technology in University of Chinese Academy of Sciences.
-
University of Chinese Academy of Sciences
- ICT
Popular repositories Loading
-
RTLLM
RTLLM PublicForked from hkust-zhiyao/RTLLM
An open-source benchmark for generating design RTL with natural language
Verilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.